AArch64: Improve arraycopy inliningThis commit improves the inlined code of arraycopy for AArch64, byusing ldp/stp instructions with a pair of SIMD registers, which canload/store 32 bytes at a time.Signed-off-by: KONNO Kazuhiro <konno@jp.ibm.com> (commit: 84de48b)